

**FIG. 1**

FIG. 2 is a block diagram of a control interface 105 for a memory device. The control interface 105 is connected to a host interface and an IC interface. The host interface includes an ADDRESS / DATA bus 120, an ADDRESS bus 122, an R/W CONTROL signal 124, and an ADDRESS / DATA bus 126. The IC interface includes a WRITE DATA bus 121, an ADDRESS bus 123, a WRITE CONTROL signal 125, a READ CONTROL signal 127, and a READ DATA bus 129. The control interface 105 contains a MUX 110, a WRITE CYCLE DECODE block 112, a READ CYCLE DECODE block 114, a MODE CONTROL (130), a DELAY block 109A, and a DELAY block 109B. The MUX 110 receives ADDRESS / DATA 120 and ADDRESS 122, and outputs WRITE DATA 121. The MUX 110 is controlled by MODE CONTROL (130). The WRITE CYCLE DECODE block 112 receives ADDRESS 122 and MODE CONTROL (130), and outputs WRITE CONTROL 125. The READ CYCLE DECODE block 114 receives ADDRESS 122 and MODE CONTROL (130), and outputs READ CONTROL 127. DELAY block 109A is connected between the MUX 110 and ADDRESS 123. DELAY block 109B is connected between the WRITE CYCLE DECODE block 112 and WRITE CONTROL 125. ADDRESS / DATA 126 is connected to ADDRESS 122. ADDRESS 123 is connected to ADDRESS / DATA 126. WRITE DATA 121 is connected to ADDRESS / DATA 120. WRITE CONTROL 125 is connected to ADDRESS / DATA 126. READ CONTROL 127 is connected to ADDRESS / DATA 126. READ DATA 129 is connected to ADDRESS / DATA 126.




FIG. 2




FIG. 3





FIG. 4



**FIG. 5**





FIG. 6A



**FIG. 6B**




FIG. 6C




FIG. 6D






FIG. 7




FIG. 8




FIG. 9